Power consumption in CMOS combinational logic blocks at high frequencies
نویسندگان
چکیده
A new model for estimating dynamic power dissipation in CMOS combinational circuits at differing voltages is presented in this paper. The proposed model deals with power dissipation of circuits at saturation frequencies, where the output voltage does not reach 100% of the supply voltage and the output voltage waveform is almost a triangular waveform. In this paper we show that the dynamic power consumption at saturation frequencies is only dependent on the supply voltage, and is independent of load capacitance and switching speed. This model shows that when a circuit is working in the saturation frequency range, as the frequency is increased, the performance/power ratio is increased. However, this increase in performancelpower ratio is at the expense of noise margin. The model is theoretically and empirically shown to be correct. This model can be used to design a system where the differing combinational logic blocks are supplied with differing voltages. Such a system would consume lower power than if the system was supplied by a single voltage rail.
منابع مشابه
Various Low Power Techniques for CMOS Circuits
Designing high-speed low-power circuits with CMOS technology has been a major research problem for many years. The increasing demand for low-power design can be addressed at different design levels, such as software, architectural, algorithmic, circuit, and process technology level. This paper presents different approaches to reduce power consumption of any arbitrary combinational logic circuit...
متن کاملLow Power Combinational and Sequential Circuits with Adiabatic Complementary Pass-Transistor Logic (ACPL)
This paper presents low-power characteristics of adiabatic complementary pass-transistor logic (ACPL) using four-phase AC power supply. Adiabatic CPL circuits consist of pure NMOS transistors, use CPL blocks for evaluation and bootstrapped NMOS switches to eliminate non-adiabatic loss of output loads. In this paper, combinational circuit (4-bit ripple carry adder) and sequential circuit (4-bit ...
متن کاملAnalysis of GDI Technique for Digital Circuit Design
Power Dissipation of Digital circuits can be reduced by 15% 25% by using appropriate logic restructuring and also it can be reduced by 40% 60% by lowering switching activity. Here, Gate Diffusion Input Technique which is based on a Shannon expansion is analyzed for minimizing the power consumption and delay of static digital circuits. This technique as compare to other currently used logic desi...
متن کاملPower Analysis of CMOS Combinational Logic Circuits Using Adiabatic Reduction Technique at 180nm Technology
In recent years the adiabatic techniques have been used to reduce power consumption in various high end processors. Various adiabatic logic circuits have been proposed based on the energy recovery principle. The term “adiabatic” is derived from a reversible thermodynamic process and it stands for a system where a transformation takes place in such a way that no gain or loss of heat or energy oc...
متن کاملEfficient logic architectures for CMOL nanoelectronic circuits
CMOS molecular (CMOL) circuits promise great opportunities for future hybrid nanoscale IC implementation. Two new CMOL building blocks using transmission gates have been introduced to obtain efficient combinational and sequential logic for CMOL designs. Compared with the existing CMOL circuits, the proposed CMOL designs based on these blocks can achieve more than 30% improvement in speed and up...
متن کامل